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3-D integration using TSVs to interconnect multiple silicon
dies in a single chip can offer significant improvements over
2-D Integrated Circuits (ICs) in performance, heterogeneous
integration, footprint and integration density [1]. Accurate
electrical models of TSV structures are essential in estimating
delay, signal integrity (SI) and power integrity (PI) of circuits
and interconnects in the design and verification of 3-D ICs.
To the authors’ best knowledge, no cohesive DC parasitic
parameter models for TSVs in a bundle have been reported
in the literature [2], [3], [4]. This paper proposes a set of self-
consistent equations for resistance (R), capacitance (C) and
inductance (L) of TSVs in a bundle, and presents a reduced-
order equivalent circuit including capacitive and inductive
coupling. The analytic forms for R, C and L eliminate the
need for a computationally expensive field solver and enable





































































































Fig. 1: A General Bulk CMOS 3-D Stack Arrangement
A 3D-IC is shown in Fig. 1 in which two bulk silicon dies
are bonded on top of each other and electrically interconnected
using TSVs. These TSVs are assumed to have a uniform
circular cross-section. The material commonly used for TSVs
is Cu, with an annular dielectric barrier (SiO2 or Si3N4)
surrounding the Cu cylinder. The insulating dielectric acts as
a barrier to the Cu TSV, preventing the migration of Cu ions
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into the Si substrate which can degrade device performance by
inducing leakage currents. It also electrically isolates the Cu
cylinder from the substrate, providing improved isolation to
power and ground planes. Further, a thin annular TiN layer is
usually deposited between the Cu and SiO2 layers, which acts
as an adhesion layer and also concentrates the current in the
Cu bar due to its high resistivity [5]. This TiN barrier layer
has been neglected for the sake of simplicity and to reduce
computational time in the field solver, since its inclusion has
an apparently negligible effect on the parasitic parameters.
The general methodology adopted in the modelling is to fit
equations to empirical data obtained from a field solver for a
range of physical dimensions using analytical forms suggested
by physical laws. In a 3-D chip stack, the likely configuration
for TSVs is in a regular matrix, for which a representative
unit is a 3 × 3 bundle (see Fig. 2). Such a structure has
been simulated in a 3-D/2-D quasi-static electromagnetic-field
solver specifically used for parasitic extraction of electronic
components [6]. It is assumed that the TSV structure and
silicon substrate is floating as layout level information de-
scribing adjacent ground layers as defined by nearby metal
lines distributing power and ground is not present early in the
design flow. Also, it is assumed that the substrate is highly
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Fig. 2: Representative unit for a TSV bundle assuming a
uniform circular cross-section of Cu, with an annular dielectric
barrier of SiO2 [5].
the thickness of the SiO2 barrier db is set to be constant equal
to 0.2µm as it is fixed for a given technology. The simulated
ranges for length (lv), radius (rv), and inter-via spacing (sv)
(see Fig. 2) are 20µm ≤ lv ≤ 140µm, 10µm ≤ rv ≤ 45µm
and 40µm ≤ sv ≤ 140µm respectively, in corresponding steps
of 40µm, 5µm and 20µm. These values are representative of
most TSV technologies commonly reported.
Resistance of a TSV can be described using the traditional





The model of (1) is accurate to within 98% of the simulated
values.
In a TSV bundle that comprises an m×m matrix, all self
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−Cn,1 −Cn,2 · · · Cn,n

 , (2)
where n = m2. In (2), the diagonal element Ci,i represents
the sum of the self (Ci,0) and inter-via coupling capacitances
(Ci,j) as given in (3):




The capacitance matrix is sparse; the main diagonal and
adjacent diagonals representing coupling terms to nearest
neighbours are populated while the other entries are vanish-
ingly small in comparison (Refer Fig. 3). With reference to
the naming convention given in Fig. 2 the distances from M
TSV to N, E, S and W TSVs are the same, while the distances
to NE, NW, SE and SW TSVs are also equal. Therefore, the
capacitance formulae for the total capacitance of M, N, and NE
TSVs (Ci,i), and the coupling terms to their nearest neighbours
(Ci,j) as defined in Fig. 2 are a representative unit for a TSV
bundle of any size.
With reference to Fig. 2, the self capacitance Cs = Ci,0 of
a TSV is of the form:
























1 + 5.26 lv
rv
) (5)
and the constants in (4) are defined in the first three rows
of Table I. In (4) the constants k2 and k3 are negative, and
therefore as pv approaches infinity, Cs approaches Ctsv , the
capacitance of an isolated TSV given in (5), with a maximum

































Fig. 3: Capacitive coupling between the centre TSV of a 7 ×
7 bundle with its surrounding TSVs. Values are normalized to
the total capacitance of the center TSV.
The formula for the coupling capacitance (Cc = Ci,j) terms


























with the constants k1, · · · , k8 corresponding to Cc l, Cc p and
Cc d defined in the last three rows of Table I respectively.
As can be seen in Table I, all models have a minimum
accuracy over the full simulated range of approximately 90%.
It should be noted that the Cs M value is valid only when
Cs M
Ct M
≥ 0.09, where Ct M (Ci,i) is the total capacitance of
the M TSV. Below this range Cs M values are so small that
they are negligible for any meaningful delay, SI or PI analysis.
For those geometries the self capacitance values are in fact
indistinguishable from numerical noise in the field solver, as
the ground component is very small. Comparisons between the
calculated and extracted Ct values for M, N, and NE TSVs
for the whole range have maximum absolute errors of 2.3%,
3.6% and 2.9% respectively.
The self (Ls) and mutual (Lm) inductance terms for a TSV




L1,1 L1,2 · · · L1,n













Ln,1 Ln,2 · · · Ln,n

 , (7)
where diagonal elements represent the self inductance terms,
and off diagonal elements the mutual inductance terms. Induc-
tive coupling is long range and therefore the inductance matrix
is well populated, with all elements being non-negligible (See
Fig. 4). The self inductance (Ls) can be estimated from:
k1 k2 k3 k4 k5 k6 k7 k8 Max. % Error Average % Error
(a) Cs M 0.1505 -0.0071 -0.0291 0.1849 -1.9371 6.9577 -0.0131 -0.0354 13.0 6.3
(b) Cs N 0.6876 -0.0390 -0.0583 1.8076 -0.2229 11.3537 0.0402 -13.1813 10.2 1.9
(c) Cs NE 0.3406 -0.0345 -0.0686 5.0708 -0.1530 -5.6346 -0.3859 -0.7643 13.3 2.0
(d) Cc l 10.191 0.5490 -0.014 0.796 0.054 -1.157 -0.018 -0.600 8.7 1.9
(e) Cc p 3.180 0.5440 -0.199 0.586 0.122 0.540 2.176 0.110 10.9 1.8
(f) Cc d 18.117 28.457 -1.734 -2.178 0.600 -0.518 -0.470 0.188 8.0 1.4
































Fig. 4: Mutual inductance between the centre TSV of a 7 ×













This empirical model predicts the self-inductance with 97%
accuracy.
In contrast to capacitive coupling, the inductive coupling is
long range and the mutual inductance between non-adjacent
lines are significant. The mutual inductance (Lm) between any








where dv is the center-to-center distance between the lines.
The maximum error in this model is contained to within 8%
for the simulated range of physical dimensions.
As the intended use of the compact models is to calculate
circuit related metrics, it is important that any deviations in
these from the values when using the nominal parasitic values
returned by the field solver, is contained. In order to check
the sensitivity of the circuit metrics to errors in the parasitic
values, simulations were carried out to estimate the 50%
delay and coupled noise amplitude with a worst-case switching
pattern in a 3 × 3 bundle. The absolute errors in delay and
noise resulting from the recorded maximum errors in each
parasitic component when the others are held at their nominal
values is reported in Table II. Inductance is not considered as
its effect is negligible, as shown in the next section. It can
Parameter Max. % error in model % Error in metricDelay Noise
Rtsv 2% 0% 0%
Cs 13% 3% 6%
Cl 8.7% 6% 7%
Cd 8% 1% 1%
Rtsv, Cs, Cd, Cl Worst-case combination 10% 14%
TABLE II: Variation of delay and coupled noise for the center
TSV in a 3x3 bundle with worst-case switching
be seen that in all cases the error is less than the error in
the parasitic values predicted by the compact models. Given
in the last column are the errors in delay and noise resulting
from a worst-case combination of errors in the parasitic values,
which is contained to 10% in the case of delay, and 14% in
the case of noise. These errors represent the absolute upper
bound, and will occur only in the singular case when Rtsv,
Cs, Cl and Cd are all individually in error by their maximum
values simultaneously, and in a manner that maximises the
error in the calculated metric.
Compact closed-form equations for calculating resistive,
inductive and capacitive parasitic parameters of TSV bundles
in 3-D ICs were proposed in this paper. These parasitic models
were shown to exhibit fidelity; when the model extracted
parasitics were used in circuit simulations, the final error in
the metrics of delay and noise amplitude when compared to
the same simulation using field solver extracted parasitics was
less than the error in the parasitics themselves, showing the
usefulness of the proposed models.
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